
IDT82V3202
EBU WAN PLL
Electrical Specifications
107
September 11, 2009
8.7
OUTPUT CLOCK TIMING
Table 50: Output Clock Timing
Symbol
Typical Delay (ns)
Peak to Peak Delay Variation (ns)
t1
02
t2
02
t3
02
t4
02
t5
02
t6
02
t7
02
t8
02
t9
02
t10
02
t11
01.5
t12
0
1.5 (not recommended to use)
t13
0
1.5 (not recommended to use)
N X T1 (1.544 MHz)
t
1
N X E1 (2.048 MHz)
E3 (34.368 MHz)
6.48 MHz
19.44 MHz
25.92 MHz
38.88 MHz
51.84 MHz
77.76 MHz
155.52 MHz
311.04 MHz
622.08 MHz
FRSYNC_8K
T3 (44.736 MHz)
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
9
t
10
t
11
t
12
t
13